Article 6215

Title of the article

ANALYSIS OF ARCHITECTURAL METHODS OF FPGA-BASED SYSTEMS FAULT TOLERANCE PROVIDING USING PIPELINED FUNCTIONS

Authors

Brekhov Oleg Mikhaylovich, Doctor of engineering sciences, professor, head of sub-department of computing machines, systems and networks, Moscow Aviation Institute (National research university) (4 Volokolamskoe highway, Moscow, Russia), obrekhov@mail.ru
Ratnikov Maksim Olegovich, Postgraduate student, Moscow Aviation Institute (National research university) (4 Volokolamskoe highway, Moscow, Russia), m.o.ratnikov@mail.ru

Index UDK

004.054

Abstract

Background. At designing of fault tolerance FPGA-based systems a great role played by the correct choice of hardware platforms and methods of fault tolerance ensuring. The task is complicated by the need to make this choice in the early stages of development. The aim of the article is to analyze architectural methods of fault tolerance ensuring implemented on different FPGA.
Materials and methods. The paper proposes a new approach to architectural analysis of fault tolerance ensuring methods which develops an idea of using shift registers as a test system. It also allows to carry out the analysis at the early stages of development. This method involves the comparison of characteristics of the base testing system and testing systems protected by the analyzed methods. These systems are implemented in the FPGA, after that one should assesse the probability of an un-recoverable failure. On the basis of these data one may draw a conclusion about the efficiency of these methods.
Results. The authors have developed a new methodology for analyzing architec-tural methods of fault tolerance ensuring. The application of the technique is shown in the following methods’ analysis: block-based TMR, system-based TMR and block-based Hamming-based protection, which is implemented on two different FPGA.
Conclusions. The analysis showed that the optimal method in the given condi-tions according to the criterion of fault-tolerance is the block-based TMR.

Key words

FPGA testing, FPGA screening test, FPGA environment test, pipelined function, CRC, self-correcting code, Hamming codes.

Download PDF
References

1. Brekhov O. M., Ratnikov M. O. Nauka i innovatsii [Science and innovations]. 2013, iss. 11. Available at: http://engjournal.ru/catalog/it/hidden/1005.html
2. Brekhov O., Ratnikov M. Advances in Electrical and Computer Engineering. 2014, vol. 14, iss. 2, pp. 57–62.
3. Venttsel' E. S. Teoriya veroyatnostey: ucheb. dlya vuzov [Probability theory: textbook for universities]. Moscow: Vyssh. shk., 1999, 576 p.
4. R2E Radiation School: SEU effects in FPGA. 2009, 2 June.
5. Barak J. Nuclear Science, IEEE Transactions. 2006, vol. 53, iss. 6.
6. Clark S. L., Avery K., Parker R. TID and SEE Testing Results of Altera Cyclone Field Programmable Gate Array. Available at: Ieeex-plore.ieee.org/iel5/9357/.../01352911.pdf
7. Wang J. J. Radiation Effects in FPGAs, Actel Corporation. Mountain View, CA 94043, USA.

 

Дата создания: 02.10.2015 15:13
Дата обновления: 05.10.2015 09:47